


[Download] Processor Architecture: From Dataflow to Superscalar and Beyond

# Processor Architecture: From Dataflow to Superscalar and Beyond

Von Jurij Silc, Borut Robic, Theo Ungerer  
\*Download PDF | ePub | DOC | audiobook | ebooks



 Download

 Read Online

Produktinformation - Verkaufsrang: #1416209 in eBooks Veröffentlicht am: 2012-12-06 Erscheinungsdatum: 2012-12-06 File Name: B002BA4KP8 | File size: 23.Mb

**Von Jurij Silc, Borut Robic, Theo Ungerer : Processor Architecture: From Dataflow to Superscalar and Beyond** before purchasing it in order to gauge whether or not it would be worth my time, and all praised Processor Architecture: From Dataflow to Superscalar and Beyond:

Kundenrezensionen Hilfreichste Kundenrezensionen 3 von 3 Kunden fanden die folgende Rezension hilfreich. Ein zu diesem Thema sehr zufrieden stellendes Buch Von Ein Kunde Ein gutes Nachschlagewerk wenn man sich näher mit der Thematik der Prozessorarchitektur beschäftigt. Es werden alle klassischen Architekturen wie CISC, VLIW und RISC

grundlegend besprochen und vertieft. Selbst Datenfluss Architekturen kommen hier, was eher selten ist, zu Ehren. Anschließend wird die Funktionsweise superskalarer Architekturen ausführlich besprochen. Letzendlich wird auf zukunftsrichtige Ideen in der Prozessorarchitektur, wie reconfigurable computing und asynchrone Prozessoren eingegangen. Die Zielgruppe des Buches sind Forscher, interessierte Studenten der technischen Informatik und Ingenieure der Elektrotechnik/Technischen Informatik.

Kurzbeschreibung A survey of architectural mechanisms and implementation techniques for exploiting fine- and coarse-grained parallelism within microprocessors. Beginning with a review of past techniques, the monograph provides a comprehensive account of state-of-the-art techniques used in microprocessors, covering both the concepts involved and implementations in sample processors. The whole is rounded off with a thorough review of the research techniques that will lead to future microprocessors. XXXXXXXX Neuer Text This monograph surveys architectural mechanisms and implementation techniques for exploiting fine-grained and coarse-grained parallelism within microprocessors. It presents a comprehensive account of state-of-the-art techniques used in microprocessors that covers both the concepts involved and possible implementations. The authors also provide application-oriented methods and a thorough review of the research techniques that will lead to the development of future processors. Kurzbeschreibung A survey of architectural mechanisms and implementation techniques for exploiting fine- and coarse-grained parallelism within microprocessors. Beginning with a review of past techniques, the monograph provides a comprehensive account of state-of-the-art techniques used in microprocessors, covering both the concepts involved and implementations in sample processors. The whole is rounded off with a thorough review of the research techniques that will lead to future microprocessors. XXXXXXXX Neuer Text This monograph surveys architectural mechanisms and implementation techniques for exploiting fine-grained and coarse-grained parallelism within microprocessors. It presents a comprehensive account of state-of-the-art techniques used in microprocessors that covers both the concepts involved and possible implementations. The authors also provide application-oriented methods and a thorough review of the research techniques that will lead to the development of future processors. Synopsis This monograph surveys architectural mechanisms and implementation techniques for exploiting fine-grained and coarse-grained parallelism within microprocessors. It starts with a review of past techniques, continues with a comprehensive account of state-of-the-art techniques used in microprocessors that covers both the concepts involved and implementations in sample processors, and ends with a thorough review of the research techniques that will lead to future microprocessors.